INTEGRATED CIRCUITS

DATA SHEET

74F113

Dual J-K negative edge-triggered flip-flops without reset

Product specification

1991 Feb 14

IC15 Data Handbook





Dual J-K negative edge-triggered flip-flops without reset

74F113

FEATURE


• Industrial temperature range available (-40°C to +85°C)

DESCRIPTION

The 74F113, dual negative edge-triggered JK-type flip-flop, features individual J, K, clock (\overline{CP}), set (\overline{SD}) inputs, true and complementary outputs. The asynchronous \overline{SD} input, when low, forces the outputs to the steady state levels as shown in the function table regardless of the level at the other inputs.

A high level on the clock (\overline{CP}) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CP} is high and flip-flop will perform according to the function table as long as minimum setup and hold times are observed. Output changes are initiated by the high-to-low transition of the \overline{CP} .

PIN CONFIGURATION



| TYPE | TYPICAL f _{max} | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|--------------------------|--------------------------------|
| 74F113 | 100MHz | 15mA |

ORDERING INFORMATION

| | ORDER | | |
|--------------------|--|--|-------------|
| DESCRIPTION | COMMERCIAL RANGE V_{CC} = 5V $\pm 10\%$, T_{amb} = 0°C to +70°C | INDUSTRIAL RANGE V_{CC} = 5V $\pm 10\%$, T_{amb} = -40° C to $+85^{\circ}$ C | PKG. DWG. # |
| 14-pin plastic DIP | N74F113N | I74F113N | SOT27-1 |
| 14-pin plastic SO | N74F113D | I74F113D | SOT108-1 |


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS | DESCRIPTION | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|----------------|------------------------------------|---------------------|---------------------|
| J0, J1 | J inputs | 1.0/1.0 | 20μA/0.6mA |
| K0, K1 | K inputs | 1.0/1.0 | 20μA/0.6mA |
| CP0, CP1 | Clock inputs (active falling edge) | 1.0/4.0 | 20μA/2.4mA |
| SD0, SD1 | Set inputs (active low) | 1.0/5.0 | 20μA/3.0mA |
| Q0, Q1, Q0, Q1 | Data outputs | 50/33 | 1.0mA/20mA |


NOTE:

One (1.0) FAST unit load is defined as: $20\mu\text{A}$ in the High state and 0.6mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



Dual J-K negative edge-triggered flip-flops without reset

74F113

LOGIC DIAGRAM



FUNCTION TABLE

| | INP | JTS | | OUTF | PUTS | OPERATING MODE | | | |
|----|--------------|-----|---|------|------|------------------|--|--|--|
| SD | CP | J | K | Q | Q | OPERATING MODE | | | |
| L | Х | Х | Х | Н | L | Asynchronous set | | | |
| Н | \downarrow | h | h | q | q | Toggle | | | |
| Н | \downarrow | h | I | Н | L | Load "1" (set) | | | |
| Н | \downarrow | I | h | L | Н | Load "0" (reset) | | | |
| Н | \downarrow | I | I | q | q | Hold 'no change" | | | |

NOTES:

H = High-voltage level h = High-voltage level one setup time prior to high-to-low clock transition

Low-voltage level

Low-voltage level one setup time prior to high-to-low clock

Lower case indicate the state of the referenced output prior to the high-to-low clock transition

Don't care

= high-to-low clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER | | RATING | UNIT |
|------------------|--|------------------|-------------------------|------|
| V _{CC} | Supply voltage | | -0.5 to +7.0 | V |
| V _{IN} | Input voltage | -0.5 to +7.0 | V | |
| I _{IN} | Input current | −30 to +5 | mA | |
| V _{OUT} | Voltage applied to output in High output state | | −0.5 to V _{CC} | V |
| I _{OUT} | Current applied to output in Low output state | | 40 | mA |
| _ | Operating free air temperature range | Commercial range | 0 to +70 | °C |
| l _{amb} | Operating free-air temperature range | Industrial range | -40 to +85 | °C |
| T _{stg} | Storage temperature range | | -65 to +150 | °C |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | | | UNIT | | |
|------------------|--------------------------------------|------------------|-----|------|-----|------|
| STWIBUL | PARAMETER | | MIN | NOM | MAX | UNII |
| V _{CC} | Supply voltage | 4.5 | 5.0 | 5.5 | V | |
| V _{IH} | High-level input voltage | 2.0 | | | V | |
| V _{IL} | Low-level input voltage | | | 0.8 | V | |
| I _{IK} | Input clamp current | | | | -18 | mA |
| I _{OH} | High-level output current | | | | -1 | mA |
| I _{OL} | Low-level output current | | | | 20 | mA |
| _ | | Commercial range | 0 | | +70 | °C |
| T _{amb} | Operating free-air temperature range | -40 | | +85 | °C | |

Dual J-K negative edge-triggered flip-flops without reset

74F113

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER | | TEST COL | NDITIONS ¹ | | | LIMITS | | UNIT |
|-----------------|---|-------------|---|-----------------------|---------------------|-----|--------|------|------|
| STIMBUL | PARAWETER | | TEST CON | MIN | TYP ² | MAX | UNII | | |
| V | /OH High-level output voltage | | V _{CC} = MIN, V _{IL} = MAX, | I _{OH} = MAX | ±10%V _{CC} | 2.5 | | | V |
| VOH | | | V _{IH} = MIN | IOH = INIAV | ±5%V _{CC} | 2.7 | 3.4 | | V |
| M | Low-level output voltage | | $V_{CC} = MIN, V_{IL} = MAX,$ | I MAY | ±10%V _{CC} | | 0.30 | 0.50 | V |
| V _{OL} | | | $V_{IH} = MIN$ | IOL = IVIAX | ±5%V _{CC} | | 0.30 | 0.50 | V |
| V _{IK} | Input clamp voltage | | $V_{CC} = MIN, I_I = I_{IK}$ | | | | -0.73 | -1.2 | V |
| I _I | Input current at maximum in | put voltage | $V_{CC} = MAX, V_I = 7.0V$ | | | | | 100 | μΑ |
| I _{IH} | High-level input current | | $V_{CC} = MAX, V_I = 2.7V$ | | | 20 | μΑ | | |
| | | Jn, Kn | | | | | | -0.6 | mA |
| I _{IL} | Low-level input current | CPn | $V_{CC} = MAX, V_I = 0.5V$ | | | | | -2.4 | mA |
| | | SDn | | | | | | -3.0 | mA |
| Ios | Short-circuit output current ³ | | V _{CC} = MAX | | | -60 | | -150 | mA |
| I _{CC} | Supply current ⁴ (total) | · | V _{CC} = MAX | | | | 15 | 21 | mA |

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.
- 4. Measure I_{CC} with the clock input grounded and all outputs open, then with Q and \overline{Q} outputs high in turn.

AC ELECTRICAL CHARACTERISTICS

| | | | | | | LI | MITS | LIMITS | | | | | | | |
|--------------------------------------|---------------------------------------|-------------------|--|------------|------------|--|------------|--|------------|------|--|--|--|--|--|
| SYMBOL | PARAMETER | TEST CONDITION | $V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$ | | | $V_{CC} = +5.0V \pm 10\%$ $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$ | | $V_{CC} = +5.0V \pm 10\%$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$ | | UNIT | | | | | |
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | | | | | |
| f _{max} | Maximum clock frequency | Waveform 1 | 85 | 100 | | 80 | | 80 | | ns | | | | | |
| t _{PLH} t _{PHL} | Propagation delay CPn to Qn or Qn | Waveform 1 | 2.0 2.0 | 4.0 4.0 | 6.0 6.0 | 2.0 2.0 | 7.0 7.0 | 2.0 2.0 | 7.5 7.0 | ns | | | | | |
| t _{PLH} t _{PHL} | Propagation delay SDn, to Qn or Qn | Waveform 2 | 2.0 2.0 | 4.5 4.5 | 6.5 6.5 | 2.0 2.0 | 7.5 7.5 | 2.0 2.0 | 8.0 7.5 | ns | | | | | |

AC SETUP REQUIREMENTS

| | | | | | | LI | MITS | | | | |
|--|--|-------------------|--|-----|-----|--|------|--|-----|------|--|
| SYMBOL | PARAMETER | TEST CONDITION | $V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$ | | | $V_{CC} = +5.0V \pm 10\%$ $T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$ | | $V_{CC} = +5.0V \pm 10\%$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 500\Omega$ | | UNIT | |
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | |
| t _{su} (H) t _{su} (L) | Setup time, high or low Jn, Kn to CPn | Waveform 1 | 4.0 3.5 | | | 5.0 4.0 | | 5.0 4.5 | | ns | |
| t _h (H) t _h (L) | Hold time, high or low Jn, Kn to CPn | Waveform 1 | 0.0 0.0 | | | 0.0 0.0 | | 0.0 0.0 | | ns | |
| t _w (H) t _w (L) | CP pulse width, high or low | Waveform 1 | 4.5 4.5 | | | 5.0 5.0 | | 5.0 5.0 | | ns | |
| t _w (L) | SDn pulse width, low | Waveform 2 | 4.5 | | | 5.0 | | 5.0 | | ns | |
| t _{rec} | Recovery time SDn to CPn | Waveform 2 | 4.5 | | | 5.0 | | 5.0 | | ns | |


Dual J-K negative edge-triggered flip-flops without reset

74F113


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.

The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, and Clock Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay for Set to Output, Set Pulse Width, and Recovery Time for Set to Clock

1996 Mar 14 5

Dual J-K negative edge-triggered flip-flops without reset

74F113

TEST CIRCUIT AND WAVEFORMS



DEFINITIONS:

R_L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.

Termination resistance should be equal to Z_{OUT} of pulse generators.

Input Pulse Definition

| family | INP | INPUT PULSE REQUIREMENTS | | | | | | | | | |
|--------|-----------|--------------------------|--------------------------|--|------------------|------------------|--|--|--|--|--|
| | amplitude | | V _M rep. rate | | t _{TLH} | t _{THL} | | | | | |
| 74F | 3.0V | 1.5V | 1.5V 1MHz | | 2.5ns | 2.5ns | | | | | |


SF00006

Dual J-K negative edge-triggered flip-flops without reset

74F113

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | A ₁ min. | A ₂ max. | b | b ₁ | С | D ⁽¹⁾ | E ⁽¹⁾ | е | e ₁ | L | ME | Мн | w | Z ⁽¹⁾ max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|--------------|--------------|-------|--------------------------|
| mm | 4.2 | 0.51 | 3.2 | 1.73 1.13 | 0.53 0.38 | 0.36 0.23 | 19.50 18.55 | 6.48 6.20 | 2.54 | 7.62 | 3.60 3.05 | 8.25 7.80 | 10.0 8.3 | 0.254 | 2.2 |
| inches | 0.17 | 0.020 | 0.13 | 0.068 0.044 | 0.021 0.015 | 0.014 0.009 | 0.77 0.73 | 0.26 0.24 | 0.10 | 0.30 | 0.14 0.12 | 0.32 0.31 | 0.39 0.33 | 0.01 | 0.087 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | |
|---------|--------|----------|----------|------------|---------------------------------|--|
| VERSION | IEC | JEDEC | EIAJ | PROJECTION | ISSUE DATE | |
| SOT27-1 | 050G04 | MO-001AA | | | 92-11-17 95-03-11 | |


1996 Mar 14 7

Dual J-K negative edge-triggered flip-flops without reset

74F113

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | A ₁ | A ₂ | А3 | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | v | w | у | Z ⁽¹⁾ | θ |
|--------|-----------|----------------|----------------|------|--------------|------------------|------------------|------------------|-------|----------------|-------|----------------|----------------|------|------|-------|------------------|----|
| mm | 1.75 | 0.25 0.10 | 1.45 1.25 | 0.25 | 0.49 0.36 | 0.25 0.19 | 8.75 8.55 | 4.0 3.8 | 1.27 | 6.2 5.8 | 1.05 | 1.0 0.4 | 0.7 0.6 | 0.25 | 0.25 | 0.1 | 0.7 0.3 | 8° |
| inches | 0.069 | 0.010 0.004 | 0.057 0.049 | 0.01 | | 0.0100 0.0075 | 0.35 0.34 | 0.16 0.15 | 0.050 | 0.244 0.228 | 0.041 | 0.039 0.016 | 0.028 0.024 | 0.01 | 0.01 | 0.004 | 0.028 0.012 | 0° |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE | | | REFER | ENCES | EUROPEAN | ISSUE DATE |
|---------|----------|---------|----------|-------|------------|---------------------------------|
| | VERSION | IEC | JEDEC | EIAJ | PROJECTION | ISSUE DATE |
| | SOT108-1 | 076E06S | MS-012AB | | | 95-01-23 97-05-22 |

Dual J-K negative edge-triggered flip-flops without reset

74F113

NOTES

Dual J-K negative edge-triggered flip-flops without reset

74F113

Data sheet status

| Data sheet status | Product status | Definition [1] |
|---------------------------|----------------|---|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05072

Let's make things better.

Philips Semiconductors



